View ET1011_145454.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

ET1011 Evaluation Board
www..com
User Guide
Revision 2.0
This information is Agere Systems Proprietary and Confidential. It is shared under Non-Disclosure Agreement (NDA).
AGERE SYSTEMS PROPRIETARY (RESTRICTED)
Solely for authorized persons having a need to know pursuant to company instructions. 9/9/2004
ET1011 Evaluation Board User Guide Version 1.0
Table of Contents
1.
1.1. 1.2.
Board Design ................................................................................................................4
Overview....................................................................................................................................4 Features.....................................................................................................................................5
2.
2.1. 2.2. 2.3. 2.4. 2.5.
Functional Area Descriptions......................................................................................5
Serial Management Interface ....................................................................................................6 Hardware Configuration.............................................................................................................6 Data Modes ...............................................................................................................................7 Power Supplies..........................................................................................................................7 Monitor Test Points....................................................................................................................7
www..com
3.
3.1. 3.2.
Installation and Setup ..................................................................................................8
Equipment..................................................................................................................................8 Installation..................................................................................................................................8
List of Figures
Figure 2-1 - Block Diagram ......................................................................................................................4 Figure 3-1 - ET1011 EB Top Assembly View ..........................................................................................5 Figure 4-1, Connect to Target Window ....................................................................................................8
List of Tables
Table 3-1- PHY Address Selection ..........................................................................................................6
AGERE SYSTEMS PROPRIETARY (RESTRICTED)
Solely for authorized persons having a need to know pursuant to company instructions. 3
ET1011 Evaluation Board User Guide Version 1.0
Introduction
The ET1011 Evaluation Board (EB) provides an evaluation platform for the Agere Systems single Gigabit Ethernet Transceiver (a.k.a. PHY) device, the TruePHYTM ET1011. This card is designed to demonstrate many of the PHY's capabilities. The ET1011 EB is designed to accommodate two (2) different versions of the TruePHYTM device: 1. ET1011 - 128TQFP 2. ET1011 - 68 MLCC
www..com
1. Board Design
1.1. Overview
The ET1011 Evaluation Board is a simple board to operate, yet allowing for the evaluation of the ET1011 PHY's capabilities. An overview of the board can be seen in Figure 1-1 - Block Diagram.
SMI Bus Header
MII 40pin Connector
RGMII Loopback
ET1011 128T/68M
MDI
XFMR
RJ45
LPED_EN SYSCLK_EN RESET_N COMA PHY_Address
Power 2.5 1.8 1.0
External Supply
Figure 1-1 - Block Diagram The board is intended to operate as part of a system. Through the use of an external serial management interface controller and Agere's TruePHYTM Evaluation System software, the user is able to configure and monitor the PHY's operation. By connecting the board's RJ45 connector to the user's Ethernet test system, cable reach and data performance can be evaluated. The MAC interface is configured to loopback the data in RGMII format.
AGERE SYSTEMS PROPRIETARY (RESTRICTED)
Solely for authorized persons having a need to know pursuant to company instructions. 4
ET1011 Evaluation Board User Guide Version 1.0
1.2.
Features
The ET1011 Evaluation Board allows for the following features to be evaluated: * Software configuration * Hardware configuration * Ethernet link evaluation * RGMII Loopback Data * Power Rail tolerance evaluation
2. Functional Area Descriptions
The functions of the ET1011 Evaluation Board are divided into 5 different areas of discussion. In each of these sections, the reference designators are listed and a brief description of the function follows. www..comRefer to Figure 2-1 - ET1011 EB Top Assembly View for the location.
Figure 2-1 - ET1011 EB Top Assembly View
AGERE SYSTEMS PROPRIETARY (RESTRICTED)
Solely for authorized persons having a need to know pursuant to company instructions. 5
ET1011 Evaluation Board User Guide Version 1.0
2.1.
Serial Management Interface
The Serial Management Interface (SMI) allows for register configuration. The SMI bus consists of MDIO (Data) and MDC (Clock). For the ET1011 EB, this configuration path can be directed to either the MII Connector (P1) or to a header (J7). Two jumpers on board determine which communication path controls the SMI bus. When communicating with the PHY on the SMI, it is necessary to configure the PHY's SMI address. This is accomplished using jumpers (JP4-7). The address range is from 0-15. Refer to Table 2-1- PHY Address Selection for configuration. An auxiliary SMI header (J17) is provided for "Daisy Chaining" multiple evaluation boards together. * * * * * J7 - Primary connection J17 - Auxilary connection to allow for daisy-chaining of boards JP3 - MDC selection between MII connector and J7/J17 headers JP2 - MDIO selection between MII connector and J7/J17 headers JP4, JP5, JP6, JP7 - SMI Address Selection 3 JP7 0 0 0 0 0 0 0 0 1 1 1 1 1 1 1 1 2 JP6 0 0 0 0 1 1 1 1 0 0 0 0 1 1 1 1 1 JP5 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 JP4 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 PHY Address Address 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15
www..com
Table 2-1- PHY Address Selection
2.2.
Hardware Configuration
The ET1011 PHY has many hardware configuration options. For simplicity, the ET1011 EB has preconfigured most options for easy use. There are four configuration options that the user has access to: * J2 - Reset: Strap to enable hardware reset. * J3 - SysClk: Strap to disable SYS_CLK output * J4 - LPED: Strap to disable Low Power Energy Detect mode * J6 - Coma: Strap to enable COMA mode
AGERE SYSTEMS PROPRIETARY (RESTRICTED)
Solely for authorized persons having a need to know pursuant to company instructions. 6
ET1011 Evaluation Board User Guide Version 1.0
2.3.
Data Modes
The ET1011 EB allows for RGMII mode data to be looped back on the MAC interface. In this RGMII loopback mode, data can be evaluated on 10Base-T, 100Base-TS, or 1000Base-T links * * * * U4 - RGMII Loopback D4 - RGMII Loopback Data Path Enable LED D1 - Speed Indication LED D2 - Link/Activity Indication LED
2.4.
www..comThe
Power Supplies
ET1011EB allows for the three different voltage rails to be independently adjusted. The modification is accomplished by adding or removing straps on headers J10, J14, and J16. Note: The adjustment is based upon the number of straps and not the location. * * * * * P2 - Input connector, 5vDC 240mA J14 - I/O Voltage Adjust: 0= -10%, 1=-5%, 2=Nominal, 3=+5%, 4=+10% J10 - Core Voltage Adjust: 0= -5%, 1=Nominal, 2=+5% J16 - Center Tap Voltage Adjust: 0= -5%, 1=Nominal, 2=+5% D6 - Power LED
2.5.
Monitor Test Points
Several test points have been provide to allow the user to easily monitor data, clocks, and power rails: * CON2 - Logic Analyzer compression probe contacts * J1 - SysClk Output * J13 - DGND * J11 - DVDD-IO * J12 - AVDDH * J8 - DVDD Core * J9 - AVDD Core * J15 - AVDD CTAP
AGERE SYSTEMS PROPRIETARY (RESTRICTED)
Solely for authorized persons having a need to know pursuant to company instructions. 7
ET1011 Evaluation Board User Guide Version 1.0
3. Installation and Setup
3.1. Equipment
The TruePHYTM Evaluation System consists of a combination of custom software, and hardware developed by Agere. A summary of the components and equipment included in the TruePHYTM Evaluation System is listed below. Components developed and provided by Agere: * * * * * * ET1011 Evaluation Board (ET1011EB) 5 Vdc external power supply Serial Management Interface (SMI) cable (2x4 header to 2x5 header) PC-I2C-DEV board Installation and documentation CD for TruePHYTM Evaluation Software Parallel port cable (DB-25 to DB-25)
www..com
3.2.
Installation
Step 1: Connect PC-I2C-DEV Board to Parallel Port. Connect the PC-I2C-DEV board to a parallel port on the local PC using supplied parallel port cable. Step 2: Connect SMI Cable Between PC-I2C-DEV Board and ET1011EB. Connect 2x4 header connector of cable to 2x4 header on the PC-I2C-DEV board. Connect 2x5 header connector of cable to 2x5 header labeled `PRIMARY' on the ET1011EB. Step 3: Supply Power to ET1011EB. Plug the power supply barrel connector into ET1011EB (P2). Plug converter into any (110 V) ac power supply. Step 4: Connect to ET1011EB. Launch the TruePHYTM Evaluation System application. Select the "LPT1" connection type from the "Connect To Target" window, and click `OK'.
Figure 3-1, Connect to Target Window
AGERE SYSTEMS PROPRIETARY (RESTRICTED)
Solely for authorized persons having a need to know pursuant to company instructions. 8

▲Up To Search▲

Price & Availability of ET1011

	To Download ET1011 Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .